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Abstract—This paper proposes the implementation of pro-
grammable threshold logic gate (TLG) crossbar array based on
modified TLG cells for high speed processing and computation.
The proposed TLG array operation does not depend on input
signal and time pulses, comparing to the existing architectures.
The circuit is implemented using TSMC 180nm CMOS technol-
ogy. The on-chip area and power dissipation of the simulated
3× 4 TLG array is 1463µm2 and 425µW , respectively.
I. INTRODUCTION
The implementation of memristive TLG cell and TLG array
is an open problem that attracted a lot of interest in recent years
[1], [2], [3], [4]. The memristive TLG array is an alternative
solution for FPGA based processing that may allow to speed
up computation and ensure small on-chip area and low power
consumption [4]. Therefore, in this paper, we propose the
implementation of flexible programmable TLG array for high
speed processing, where the memristor state is independent on
the time and input to TLG cell.
There are several works that show the implementation of
memristive TLG [5], [6], [3], [2], [7] and memristive TLG
arrays architecture [1], [4]. However, most of the existing
designs are time-dependent, where the outputs are obtained
in a sequence of pulses [1], [3] or memristor state depends
on the inputs and should be reprogrammed while processing
[7]. Depending on the memristor material, the time to update
a resistance of a memristor can vary from micro-seconds to
seconds, and high voltage pulses are required to update the
memristor value in a short time period [8], which cause the
increase in power consumption. Therefore, the minimization of
the number of pulses required for memristive TLG operation is
an important issue in memristive TLG design [9]. To reduce
the power dissipation required for processing and to speed
up the computation, this paper proposes the implementation
of programmable TLG array, where the operation does not
depend on time and inputs, comparing to the existing archi-
tectures [1], [4].
The contributions of this work are the following:
• We proposed a modified implementation of threshold
logic gates shown in [7], which have proven to be
effective for various applications [10], [11]. The modified
TLG cell in independent on time and inputs.
• We implement the programming circuit to update the
threshold logic cell and analyze the limitations of non-
ideal single transistor switches and their effect on the
performance of the cell.
• We present the design of flexible programmable TLG
array with the proposed TLG cells and programming
circuits that can be used for large-scale complex multiple
threshold logic operations.
II. MODIFIED THRESHOLD LOGIC GATES
A. Threshold logic gates cell
Figure 1 (left side) illustrates the implementation of TLG
cell inspired from [7]. The architecture is similar to the
previously proposed TLG cell [7]; however, the operating
principle is modified. In previously proposed TLG cell, the
memristor Rc2 and control signal Vc is updated during the
cell processing and change according to the input signal,
which limits the processing speed, especially when the time
required to update the memristor is large. We proposed to
implement unified time-independent TLG cell that can be
easily integrated into TLG array, where memristors can be
preprogrammed during the single step programming cycle,
and the resistance and control voltage should not be changed
based on the input. To implement time independent TLG, we
modified the transistor parameter and control voltage signal.
The threshold of the inverter M3−M4 is lowered by adjusting
W/L ratio of the transistors. New transistor parameters are
the following: M1 = 0.72µ/0.18µ, M2 = 0.36µ/0.18µ,
M3 = 0.72µ/0.18µ, M4 = 20.36µ/0.18µ. The memristors
R1, R2, R3 and R4 are always programmed to high resistance
Roff . The parameters of control memristors Rc1 and Rc2
that control the operation of TLG are shown in Table I. The
memristor resistances used in this paper are Ron = 3kΩ
Roff = 60kΩ.
TABLE I
PARAMETERS OF CONTROL MEMRISTORS Rc1 AND Rc2 AND CONTROL
SIGNAL Vc FOR MODIFIED TLG CELL
Configuration Rc1 Rc1 Vc
NAND Ron (low) Roff (high) 0.8 V
NOR Roff (high) Roff (high) 0.8 V
XNOR Roff (high) Ron (low) 0.8 V
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Fig. 1. Proposed circuit design for modified time independent programmable threshold logic gate cell (left size) inspired from [7] and corresponding
programming circuit (right side).
B. Programming circuit
The implementation of the programming circuit for the
proposed TLG cell is shown in Fig. 1 (right side). The switches
for read and write operation are implemented as single NMOS
transistor. We use single transistor switch to keep on-chip
area of the programming circuit small. Transistors Sr are
responsible for the read operation, and transistors Sw are
involved in the write operation and update of the value of the
memristors. The W/L ratio of the read and write transistors is
M = 10.36µ/0.18µ. The width is increased to ensure linear
performance.
This switch configuration is not ideal and the complete
ON or OFF state is not possible. The non-ideal behavior of
the switch effects the performance of the cell and voltage
drop occurs. Therefore, we adjust W/L ratio of the transistor
M2 = 5.36µ/0.18µ, which improves the performance of
NMOS transistor for 180nm CMOS technology. However, this
parameter should be adjusted based on the design technology.
To turn on the read transistors the voltage 1V for Sr1-
Sr2 and 0.7V for Sr3-Sr4 is applied to the transistor gate.
This voltage also causes the particular voltage drop, which
is compensated by lowering the threshold of the inverter
M1−M2, comparing to the cell without programming circuit.
Both read and write operations are controlled by Vsc, which
is either 2.5V or 0V for ON state and OFF state, respectively.
To update the memristors from high to low state, the Sw4
and Sw7 for Rc1 and Sw10 and Sw13 for Rc2 should be in
ON state. For changing memristor state from low to high, the
Sw5 and Sw6 for Rc1 and Sw11 and Sw12 for Rc2 should be
in ON state. The update process of both memristors can be
performed in parallel, as the switches in programming circuit
allow to separate the control memristors.
III. THRESHOLD LOGIC GATE ARRAY ARCHITECTURE
A. Cell arrangement in threshold logic gate crossbar array
The proposed TLG array architecture is shown in Fig. 2.
Each cell can be programmed to perform XNOR, XOR or
Fig. 2. Proposed TLG crossbar array configuration.
NAND operation. The switching between rows and columns
is performed by single transistor switches with W/L =
10.36µ/0.18µ. Each row consists of two lines corresponding
to a particular pair of inputs to the gates, which should
be processed together. The inputs can be either connected
or disconnected depending on the configuration. Each row
corresponds to the particular inputs, this approach ensures
the flexibility of the array programming, when the number
of operations performed with the same pair of inputs is large.
The outputs of the TLG cells are connected to two columns;
this allows increase the number of possible configurations
in the connection of neighboring cells. The number of lines
in each row and column may be increase, if more complex
functionality is required or the high array density should be
achieved.
As in non-ideal switches the voltage drop may effect the
performance and outputs of the TLG cells, we introduce the
thresholding block consisting of two inverters with the follow-
ing parameters: M5 = 0.72µ/0.18µ, M6 = 20.36µ/0.18µ,
M7 = 0.72µ/0.18µ, and M8 = 0.36µ/0.18µ. The threshold
of this circuit is about 0.4 V. This reduces the effect of voltage
drop across the switches to the array performance. The array
is flexible in programming, and switches allow the routing of
the TLG cell outputs in different directions.
B. Cell modification to improve TLG array scalability
To improve ensure scalability of TLG array and reduce on-
chip area of the programming circuit, the voltage control ap-
proach with single programmable memristor Rc2 and changing
Vc can be used. The truth table for this approach is shown
in Table II. The memristors R1, R2 and Rc1 and inverter
M1 −M2 (Fig. 1) can be separated from the architecture and
switches corresponding to the programming of Rc1 can be
removed. The modified cell architecture with the control of
all lines is shown in Fig. 3. The programming of Rc2 can be
performed by row and column transistors.
The architecture is also appropriate for modular approach,
when the TLG array‘s cells are arranged into smaller arrays.
This approach is useful when the processed data has a large
number of various combinations of inputs that should be
processed separately. In addition, the other possibility to use
TLG cell illustrated in Fig. 3 is to preprogram the cells and
control the functionality of the cell selecting particular rows
and columns.
TABLE II
PARAMETERS OF CONTROL MEMRISTORS Rc1 AND Rc2 AND CONTROL
SIGNAL Vc FOR TLG CELL WITH A SINGLE PROGRAMMABLE MEMRISTOR
AND REDUCED PROGRAMMING CIRCUIT.
Configuration Rc1 Rc1 Vc
NAND Roff (high) Roff (high) 1 V
NOR Roff (high) Roff (high) 0.8 V
XNOR Roff (high) Ron (low) 0.8 V
IV. SIMULATION RESULTS AND DISCUSSION
For this simulation, we used modified S memristor model
shown in [12] and TSMC 180nm CMOS technology. Also,
we use underdrive inverters in the design with VDD = 1V to
ensure lower inverter threshold. The transient simulation of the
proposed modified TLG cell for read and write operations are
shown in Fig. 4. In the read cycle, the outputs of three different
cells are shown by red lines, and blue lines correspond to the
outputs of the cell with programming circuit, which shows a
small deviation from the ideal voltage in NAND and XNOR
cells and can be improved using higher Roff resistance or
improving the performance of the read switches. Also, this
Fig. 3. Modification of the cell for programming circuit reduction and
improvement of array arrangement.
Fig. 4. Simulation of the proposed TLG cell with programming circuit.
deviation is easily removed by the thresholding circuit in the
TLG crossbar array. In the writing cycle, the update process of
memristors Rc1 for Roff to Ron and Rc2 from Ron to Roff
is performed at the same time. It is shown that the update
process of all the memristors for the proposed programming
circuit can be done in parallel and does not effect the resistance
of R1, R2, R3 and R4.
Figure 5 illustrate the example of the programming of 3×4
TLG crossbar array programming and performance of the
circuit. The exemplar sequence is shown in Fig. 5 (top). The
output graphs show the outputs of the cell before (orange
line) and after (green line) the thresholding block, which
illustrates the thresholding block can compensate the voltage
drop in the switches. The on-chip area and maximum power
dissipation are shown in Table III. Comparing to the previous
implementation [7], the on-chip area of the circuit TLG cell
and programming circuit is improved.
Fig. 5. Example of the performance of programmed TLG crossbar array.
TABLE III
AREA AND POWER CALCULATION FOR THE PROPOSED TLG ARRAY
Configuration On-chip area Maximum powerconsumption
Modified TLG cell 7.863µm2
NOR:21.4µW ,
NAND: 21.4µW ,
XNOR:30.8µW
Proposed cell with
programming circuit 69.4662µm
2
NOR:20.56µW ,
NAND: 20.48µW ,
XNOR: 43.44µW
TLG cell with reduced
programming circuit 28.4281µm
2
NOR:15.72µW ,
NAND: 10.42µW ,
XNOR: 28.6µW
Simulated 3× 4 array
thresholding block:
7.9776µm2
switch: 3.7296µm2
array: 1462.6728µm2
425.36µW
Comparing to the existing threshold logic crossbar array
architectures [1], [4], the advantage of the proposed archi-
tecture is time independent performance and absence of the
resistors in the TLG cell. The crossbar array is programmed
in a single cycle, and resistance of the memristors should
not be change during the processing. The proposed array is
adaptable and highly flexible, less complex and have smaller
on-chip area, comparing to the traditional digital and FPGA-
based solutions. The future work will include the improvement
of the switch performance, investigation of the possibility to
use memristive switch [13], development of the programming
algorithm and analysis of the limitations of the proposed TLG
array for large scale simulations. Also, the trade-off between
power consumption, on-chip area and programming time will
be investigated.
V. CONCLUSION
This work proposes the implementation of memristive pro-
grammable TLG crossbar array with modified TLG cell for
high speed processing. The TLG cell was modified to be
independent on the input and avoid changing the resistance
of preprogrammed control memristor during the processing,
which allows to speed up the operation. The proposed crossbar
arrangement of TLG cells ensures flexibility in the program-
ming. The non-ideal behavior of the devices has been consid-
ered. The on-chip area and power dissipation of the simulated
3 × 4 TLG array is 1463µm2 and 425µW , respectively. The
future work includes the investigation of the array scalability,
improvement of the performance in term of on-chip area and
power dissipation and development of generalized crossbar
programming algorithm.
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